

DISPLAY SPECIFICATION

Product NO: (产品型号) **IE-Y-2431CS03S-CB-1**
Customer : (客户) _____


CONTENTS

1. GENERAL INFORMATION	-----4
2. MODULE OUTLINE DRAWING	-----5
3. INTERFACE DESCRIPTION	-----6
接口定义	
4. ABSOLUTE MAXIMUM RATINGS	-----7
极限参数 (IC)	
5. ELECTRICAL CHARACTERISTICS	-----7
模块电气特性	
6. BACKLIGHT CHARACTERISTICS	-----8
背光电气特性	
7. OPTICAL CHARACTERISTICS	-----8-11
光学特性	
8. Recommended Operating Sequence	-----11-12
推荐上/下电工作流程	
9. RESET INPUT TIMING	-----13
复位时序	



1. GENERAL INFORMATION

Item 项目	Contents 内容	Unit 单位
LCD Type LCD 类型	ALL TFT , Positive Transmissive type	-
Number of Dots 点阵	240(RGB) *240	Dot
Outline dimensions 外形尺寸	35.7(W)* 39.5(H)*2.94(T)	mm ³
Active area 有效区域	27.72(W)* 27.72 (H)	mm ²
Pixel pitch 像素	0.1155*0.1155	mm ²
Module size 模组尺寸	1.54	inch
Viewing direction 视角方向	ALL	O'clock
Backlight type 背光类型	White LED(3*LED)	-
LCD Driver IC LCD 驱动 IC	ST7789V	-
Interface type 接口类型	MCU8bit interface	-
LCM Input voltage 模组输入电压	2.8±0.1	V



3. INTERFACE DESCRIPTION 接口定义

LCD PIN DEFINITION

NO.	PIN NAME	Description
1	TE	TE PIN
2	VCC	Power Supply 2.8V Voltag
3	CS	Input pin for chip selection signal
4	RESET	LCM Reset input signal
5	RS	Register selection signal
6	WR	Read strobe signal input pin
7	RD	Read signal
8~15	DB7-DB0	Display Data I/O
16	GND	Ground
17	LEDK	LED Cathode
18	LEDA	LED Anode

CTP PIN DEFINITION

NO.	PIN NAME	Description
1	GND	Ground
2	VDD	Power supply(2.8V)
3	SCL	IIC Serial interface Clock input
4	INT	External interrupt to the host
5	SDA	IIC Serial data input/output PIN
6	RST	Reset Signal pin (“Low” is enable)
7	NC	Not connect
8	NC	Not connect
9	NC	Not connect
10	NC	Not connect

4. ABSOLUTE MAXIMUM RATINGS 极限参数(IC)

Parameter 参数	Symbol 符号	Min 最小值	Max 最大值	Unit 单位
Supply voltage for logic 逻辑电压 I/O	IOVCC	-0.3	+4.6	V
Input voltage for analog circuit 输入模拟电压	VCC	-0.3	+4.6	V
Operating temperature 操作温度	TOP	-20	+70	°C
Storage temperature 存储温度	TST	-30	+80	°C
Humidity 湿度	RH	-	90%(60°C)	RH

5. ELECTRICAL CHARACTERISTICS 模块电气特性

Parameter 参数	Symbol 符号	Min 最小指	Typ 典型值	Max 最大值	Unit 单位
Analog operating voltage 模拟电压	VCC	2.4	2.75	3.3	V
Logic operating voltage 逻辑电压	IOVCC	1.65	1.8	3.3	V
Input voltage “H”level 输入高电平	V _{IH}	0.7 *IOVCC	-	IOVCC	V
Input voltage “L”level 输入低电平	V _{IL}	GND	-	0.3* IOVCC	V
Output voltage “H”level 输出高电平	V _{OH}	0.8*IOVCC	-	IOVCC	V
Output voltage “L”level 输出低电平	V _{OL}	GND	-	0.2 *IOVCC	V

6. BACKLIGHT CHARACTERISTICS

背光电气特性

Item 项目	Symbol 符号	Min 最小值	Typ 中间值	Max 最大值	Unit 单位	Condition 条件
Forward voltage 正向电压	Vf	3.0	-	3.3	V (伏)	If=60mA, Ta=25°C
Number of LED LED 灯数	-	3			Piece (颗)	-
Connection mode 连接类型	S/P	Series and Parallel (3 灯并 联)			-	-


7. OPTICAL CHAYACTERISTICS

光学特性

Item 项目	Symbol 符号	Condition 条件	Min 最小值	Typ 典型值	Max 最大值	Unit 单位	Remark 注释	Note 备注
Response time 响应时间	Tr+Tf	$\theta=0^\circ$ $\phi=0^\circ$ Ta=25°C	-	30	-	ms	FIG1	1
Contrast ratio 对比度	Cr		-	800	-	-	FIG2	2
Color gamut 饱和度	S(%)		60	-	%	-	-	
Luminance uniformity 均匀度	δ WHITE		-	80	-	%	FIG2	3
Viewing angle range 视角范围	θ_{x+}	CR \geq 10 Ta=25°C	-	80	-	deg	FIG3	4
	θ_{x-}		-	80	-	deg	FIG3	
	θ_{y+}		-	80	-	deg	FIG3	
	θ_{y-}		-	80	-	deg	FIG3	
LCM 亮度	Lv	$\theta=0^\circ$ $\phi=0^\circ$ Ta=25°C	-	300	-	Cd/m ₂	FIG2	5
CIE (X,Y) Chromaticity 色度坐标	White(X)		-	TBD	-	-	FIG2	6
	White(Y)		-	TBD	-	-		

Note1. Response time is the time required for the display to transition from White to black(Rise Time,Tr)and from black to white(Decay Time,Tf).For additional information see FIG1...


FIG1. The definition of Response time



Note2.contrast Ratio(CR) is defined mathematically by the following formula ,For more information see FIG2.

Contrast Ratio(CR)=Average Surface Luminance with all white pixels/ Average Surface Luminance with all black pixels

FIG2. Measuring method for Contrast ratio,surface luminance,Luminance uniformity,CIE(X,Y) chromaticity.




Note3.The uniformity in surface luminance(WHITE) is determined by measuring luminance at each test position,and then dividing the maximum luminance of all white pixels by minimum luminance of all white pixels,For more information seeFIG2.

WHITE=Minimum Surface Luminance with all white pixels(P1,P2,.....)/Maximum Surface Luminance with all white pixels(P1,P2,.....)

Note4.Viewing angle is the angel at which contrast ratio is greater than a specific value.For TET module,the specific value of contrast ratio is 10.For monochrome and color stn module,the specific value of contrast ratio is2.The angles are determined for the horizontal or x axis and the vertical or

y axis with respect to the z axis which is normal to the LCD surface. For more information see FIG3

FIG3 The definition of viewing angle



Note5. Surface luminance is the LCD surface luminance with all white pixels, For more information see FIG2.

LV=Average Surface Luminance with all white pixels(P1,P2,.....)

Note6. CIE(X,Y) chromaticity is the Center point value. For more information see FIG2.


Note7. For Viewing angle and response time testing, the testing date is based on Autronic-Melchers' s ConScope. Series instruments. For contrast ratio, Surface Luminance, Luminance uniformity and CIE, the testing date is based on CS-2000(BM-7/CA310) photo detector.

Note8. For TN type TFT transmissive module, Gray scale reverse occurs in the direction of panel viewing angle

8. Recommended Operating Sequence


8.1 Power on/off sequence with 2- power

--	--	--	--



Symbol	Characteristics	Min.	Typ.	Max.	Units
T_{VDDI_RISE}	VDDI Rise time	20	-	-	us
T_{VCI_RISE}	Case A: VCI Rise time	200	-	-	us
	Case B: VCI Rise time	40			
T_{PS_RES}	VDDI/VCI on to Reset high	5	-	-	ms
T_{RES_PULSE}	Reset low pulse time	10	-	-	us
T_{FS_CMD}	Reset to first command	10	-	-	ms

8.2 Power on/off sequence with 3- power



Signal	Symbol	Parameter	Min	Max	Unit	Description
CSX	T _{CSS}	Chip select setup time (write)	15		ns	
	T _{CSH}	Chip select hold time (write)	15		ns	
	T _{CSS}	Chip select setup time (read)	60		ns	
	T _{SCC}	Chip select hold time (read)	65		ns	
	T _{CHW}	Chip select "H" pulse width	40		ns	
SCL	T _{SCYCW}	Serial clock cycle (Write)	66		ns	
	T _{SHW}	SCL "H" pulse width (Write)	15		ns	
	T _{SLW}	SCL "L" pulse width (Write)	15		ns	
	T _{SCYCR}	Serial clock cycle (Read)	150		ns	
	T _{SHR}	SCL "H" pulse width (Read)	60		ns	
	T _{SLR}	SCL "L" pulse width (Read)	60		ns	
SDA (DIN)	T _{SDS}	Data setup time	10		ns	
	T _{SDH}	Data hold time	10		ns	
DOUT	T _{ACC}	Access time	10	50	ns	For maximum CL=30pF
	T _{OH}	Output disable time	15	50	ns	For minimum CL=8pF

NOTE: This section is only for reference,Details please refer to the IC specification.

9. RESET INPUT TIMING

--	--	--	--




Figure 126: Reset Timing

Table 47: Reset Timing

Signal	Symbol	Parameter	Min	Max	Unit
RESX	tRW	Reset pulse duration	10		uS
	tRT	Reset cancel		5 (note 1,5)	mS
				120 (note 1,6,7)	mS

Notes:

1. The reset cancel also includes required time for loading ID bytes, VCOM setting and other settings from EEPROM to registers. This loading is done every time when there is H/W reset cancel time (tRT) within 5 ms after a rising edge of RESX.
2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the Table 48.

Table 48: Reset Descript

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts

3. During the Resetting period, the display will be blanked (The display enters the blanking sequence, which maximum time is 120 ms, when Reset Starts in the Sleep Out mode. The display remains the blank state in the Sleep In mode.) and then return to Default condition for Hardware Reset.
 4. Spike Rejection can also be applied during a valid reset pulse, as shown below:
- NOTE: This section is only for reference, Details please refer to the IC specification.